# Tutorial 9 - SN7476 JK flip flop(negative-edge triggered...

This preview shows pages 1–3. Sign up to view the full content.

EE 2000 Logic Circuit Design, Semester A, 2007/08 Tutorial 9 The questions are divided into two levels. Level 1 is the basic level question. You should be able to answer them after completing the lecture. Level 2 is the advanced level question. You may have to take a research before answering them. Please be prepared before the tutorial. Level 1 Hints: Always draw the dot lines that aligned to the edges of input signals first Question 1: Two edge-triggered SR flip-flops are shown in the following figure. If the inputs are as shown, sketch the Q i outputs of each flip-flop relative to the clock, and explain the difference between the two. The flip-flops are initially RESET. Question 2: Determine the Q waveform relative to the clock if the signals shown in the following figure are applied to the inputs of the JK flip-flop. Assume that Q is initially LOW. CLR’ J K PRE’ PRE’ Clk J K Q Q C CLR’ Q Q 2 S R Q 1 Q 1 Clk S R Q Q C S R Q Q C Q 2

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Question 3: The waveforms of the following figure are applied to the inputs of an
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: SN7476 JK flip flop (negative-edge triggered). Complete the timing diagram by sketching the waveforms of flip-flop output Q . Question 4: The circuit of the following figure contains a D latch, a positive-edge-triggered D flip-flop, and a negative edge-triggered D flip-flop. Complete the following timing diagram by sketching the waveform of signals Q 1 , Q 2 and Q 3 . Q 3 Clk Q 1 Q 2 x D Q Q C D Q Q C Clk x Q 1 Q 2 Q 3 D Q Q C CLR’ J K PRE’ Clk Q Level 2 Question 5: A SR flip-flop is connected as shown in the following figure. Determine the Q output in relation to the clock. What specific function does this device perform? Question 6: The circuit of the following figure contains a negative edge–triggered T flip-flop and D flip-flop. Complete the following timing diagram by sketching the waveforms of signals Q 1 and Q 2 . Q 2 Clk CLR’ Q 1 x Clk x Q 1 Q 2 1 CLR’ T Q Q C D Q Q C CLR CLR Q S R Q Q C Clk...
View Full Document

{[ snackBarMessage ]}

### Page1 / 3

Tutorial 9 - SN7476 JK flip flop(negative-edge triggered...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online