10 FET Basic Principle

10 FET Basic Principle - Hi Fi amplifier semiconductor pn...

Info iconThis preview shows pages 1–26. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Hi – Fi amplifier circuit design analysis frequency response transistor pn - diode n / p – type semiconductor field-effect transistor npn / pnp transistor semiconductor pn – diode applications low / high frequency response
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
2 Field-Effect Transistor DC Biasing Circuits Basic Principle
Background image of page 2
3 Field Effect Transistor (FET) - Family Tree :- JFET - Junction FET MOSFET - Metal Oxide Semiconductor FET FET JFET MOSFET Depletion Enhancement n-channel p-channel n-channel p-channel p-channel n-channel
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
4 Junction Field-Effect Transistor (JFET) :- n-channel JEFT Drain / Source / Gate ?? Semiconduct - Semiconduct Contact (pn - diode) Rectifying Contact Metal - Semiconduct Contact Rectifying Contact / Ohmic Contact
Background image of page 4
5 + pn-junction depletion region
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
6
Background image of page 6
7
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
8
Background image of page 8
9 Reverse Bias :- I D 0 V D (volt) V R I S (nA) - V D - - + + p-type n-type - + minority carriers + + + + + + + - - - - - - - minority carriers I S (due to minority carriers) E V R I S (nA)
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
10 Pinch-off ( V GS = 0V , V DS = V P ) :- I D verse V DS for V GS = 0V :- S - Common Point
Background image of page 10
11
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
12
Background image of page 12
13
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
14
Background image of page 14
15
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
16
Background image of page 16
17
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 18
19
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
20
Background image of page 20
21
Background image of page 21

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 22
23
Background image of page 23

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
24
Background image of page 24
25 The CUT-OFF, PINCH-OFF confusion :- There is a lot of confusion in textbooks and in manufacturer’s data sheets between the terms CUT-OFF and PINCH-OFF . The way we use these terms clarifies the very definite difference between CUT-OFF and PINCH-OFF . PINCH-OFF ( V P ) :- The drain-to-source voltage ( V DS ) that closes off the conducting channel at the drain end of the JFET when V GS = 0V. At pinch-off, maximum JFET current ( I DSS ) flows. For drain-to-source voltages greater than V P , JFET current as approximately constant, and the JFET is in the ACTIVE mode. For the n-channel JFET, V P is positive. CUT-OFF
Background image of page 25

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 26
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 56

10 FET Basic Principle - Hi Fi amplifier semiconductor pn...

This preview shows document pages 1 - 26. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online