15 FET Small Signal Analysis

15 FET Small Signal Analysis - Hi Fi amplifier...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
Hi – Fi amplifier circuit design analysis frequency response transistor pn - diode n / p – type semiconductor Field-Effect Transistor npn / pnp transistor semiconductor pn – diode applications low / high frequency response
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Field-Effect Transistor Basic Principle DC Biasing Circuits ac Signal Circuits ac Equivalent Field-Effect Transistor Model ac Small-Signal Analysis
Background image of page 2
3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4
Background image of page 4
5 Field-Effect Transistor Basic Principle DC Biasing Circuits ac Signal Circuits ac Equivalent Field-Effect Transistor Model ac Small-Signal Analysis
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 Small Signal Analysis of FET Circuits :- Fixed-Bias Configuration :- +V DD v o v i R G R D C 2 C 1 V GG R S I G ~ 0A D S G G S D r d g m v GS R D R G v i v o V DD short circuit V GG short circuit Ω 0 1 C X Ω 0 2 C X G S D v GS i d r d g m v GS
Background image of page 6
7 G i G i i i i R i R i i v Z = × = = G S D r d g m v GS R D R G v i v o i X i i v GS Z o Z i + + - - - +
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8
Background image of page 8
9 For example :- Z i , Z o , A v ?? R G ~ 1M Ω R D ~ 2k Ω V GSQ ~ -2V I DQ ~ 5.6mA I DSS ~ 10mA - V P = V GS(off) = -8V y OS ~ 40 μ s Ω = = M R Z G i 1 D d D o R k k k r R Z ~ 9 . 1 ~ 25 // 2 // Ω Ω Ω = = Ω = = = k s y r OS d 25 40 1 1 μ ( ) ?? // = - = d D m v r R g A - = = ) ( 1 off GS GS mo GS D m V V g V I g ms V mA V I g off GS DSS mo 5 . 2 8 ) 10 ( 2 2 ) ( = = = ms V V ms V V g g off GS GS mo m 9 . 1 8 2 1 5 . 2 1 ) ( = - - - = - = ( ) 6 . 3 ~ ) 25 // 2 ( 9 . 1 // - Ω Ω - = - = k k ms r R g A d D m v ?? = = i o i i i A undefined quantity !!
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Voltage-Divider Bias Configuration :- Just same as before - 2 1 // R R Z i = , d D o r R Z // = , ( ) d D m v r
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/11/2011 for the course EE 2106 taught by Professor Ytchow during the Spring '07 term at City University of Hong Kong.

Page1 / 25

15 FET Small Signal Analysis - Hi Fi amplifier...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online