This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: C L = 300fF, C in = 5fF, C G = 2fF/μm, C D = 1.5fF/μm, and that input signal C is the last one to arrive. a) Find the logical effort of each stage in the critical path for the evaluation edge (rising edge of Out). b) Find WN1 and WN2 to give minimal delay. c) Estimate the delay of the critical path in F04. Include the worstcase parasitic delay terms. Recall that 1FO4 is equal to (4+ γ )t inv . d) From the standpoint of minimum delay, is this the optimum number of stages? If not, how many stages would you use to minimize the delay? CLK CLK C D V DD V DD W N1 W N1 W N1 2/3*W N1 W N2 4W N2 Out A B W N1 W N1 C L...
View
Full
Document
This note was uploaded on 01/11/2011 for the course EE 141 taught by Professor Staff during the Spring '08 term at Berkeley.
 Spring '08
 Staff
 Electrical Engineering

Click to edit the document details