{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

lecture5 - 1 ECE520 Lecture 5 Slide 1 University of New...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 ECE520 - Lecture 5 Slide: 1 University of New Mexico Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: [email protected] Payman Zarkesh-Ha ECE520 – VLSI Design Lecture 5: Basic CMOS Inverter ECE520 - Lecture 5 Slide: 2 University of New Mexico Review of Last Lecture Short Channel Effects ● Source-Drain resistance ● Subthreshold conduction ● Velocity saturation ● Mobility degradation ● Threshold voltage rolloff ● DIBL effect ● Punch through ● Hot electron ● Narrow channel effect Device Scaling Issues 2 ECE520 - Lecture 5 Slide: 3 University of New Mexico Today’s Lecture Overview of T-SPICE BASIC CMOS Inverter ● Resistive load inverter ● VTC curves ● Power dissipation estimation Static Behavior of CMOS Inverter ● Switching threshold ● Noise margin ● CMOS Voltage-Transfer Characteristic (VTC) CMOS Inverter Robustness ● Device variations ● V dd scaling (minimum supply voltage) ECE520 - Lecture 5 Slide: 4 University of New Mexico Overview of TSPICE (input file) * Test Circuit for VLSI Class Vdd Vp gnd DC 5V RL Vp Vout 10K M1 Vout Vin gnd gnd CMOSN W=8um L=1.6um Vin Vin gnd DC 5V .DC Vin 0 5 0.05 .plot Vout .include 'device_model.modlib' .end 3 ECE520 - Lecture 5 Slide: 5 University of New Mexico Overview of TSPICE (output waveform) ECE520 - Lecture 5 Slide: 6 University of New Mexico A resistive load inverter consists of a pull down NMOS and a pull up resistor ● Voltage Transfer Characteristic (VTC) is a function of transistor size and resistor value ● A good inverter provide a fast transition in VTC curve Resistive Load Inverter 4 ECE520 - Lecture 5 Slide: 7 University of New Mexico The pull up resistor must be calculated to maintain a specific low level voltage (V OL ) at the output Example: ● K’ n = 100 uA/V 2 ● V T0 = 0.7 V ● V OL = 0.25 V How to compute R L as a function of (W/L)?as a function of (W/L)?...
View Full Document

{[ snackBarMessage ]}

Page1 / 13

lecture5 - 1 ECE520 Lecture 5 Slide 1 University of New...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon bookmark
Ask a homework question - tutors are online