hw8 - Name: Homework eight (Final practice) EECS 203 Due 5...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Name: Homework eight (Final practice) EECS 203 Due 5 June 2009 You may not use books, notes, or calculators when completing this exam. Please show your work. 1. (20 pts.) Answer the following questions. (a) Dr. Wright claimed that he can build a general computer if provided with many 2:1 MUXes and wires. Do you believe him and why? (b) When using the adder-subtractor on two’s complement numbers, what is the overflow condition and why? (c) What are the two’s complement and sign-magnitude representations for -76 and 58? (d) Explain why a 32-bit adder circuit built from FullAdders might perform calculations really slowly. 2. (10 pts.) Find a minimal two-level expression for the following function using whichever technique is most convenient to you. Show your work. f ( a , b , c , d ) = a ( c ( b + d )) + ac 3. (10 pts.) MUX and DMUX Design. Implement the following logical functions: (a) (5 pts.) Implement this function using a 4:1 MUX. f
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

hw8 - Name: Homework eight (Final practice) EECS 203 Due 5...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online