This preview shows page 1. Sign up to view the full content.
Unformatted text preview: to 0 the 0 flag is not set. (They all agreed that when the A register is DCRed to 0 the 0 flag is set.) They both examined the actual chip. The Intel documentation is obscure on this point. Were there two different versions of the chip? I do not know. In any case, in ENVI85 when you DCR any register other than the A register to 0 the 0 flag is not set, and in ENVI85A the 0 flag is set....
View Full Document
This document was uploaded on 01/12/2011.
- Spring '09