How to add a VHDL module to your design

How to add a VHDL module to your design - How to add a VHDL...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: How to add a VHDL module to your design? For now, assume that you want to add the memory module (available on courseweb) to your design. The name of the module is my_memory. Simply follow these steps: 1‐ Copy the VHDL source file (my_memory.vhdl) to [your_project_folder]\pcores\video_capture\hdl\vhdl\ 2‐ Open [your_project_folder]\pcores\video_capture\data\video_capture.pao with a text editing program (Notepad) and add the following line to it: lib video_capture_v1_01_b my_memory 3‐ Save the project and restart EDK. ...
View Full Document

{[ snackBarMessage ]}

Ask a homework question - tutors are online