vhdl_F10

vhdl_F10 - VHDL Quick Start UCLA, CS 152B Fall 2010...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
VHDL Quick Start UCLA, CS 152B Fall 2010
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
VHDL Quick Start 2 Modeling Digital Systems VHDL is for Hardware Description Language used for: Documentation Specification Simulation Computer Aided Design (Design Automation) Synthesis Formal Verification Test Generation Other automatic algorithms
Background image of page 2
VHDL Quick Start 3 VHDL Modeling Modeling Entity Name, Interfaces Architecture Concurrent Statements Architecture Entity Ports Ports Some VHDL structures are not Synthesizable Time high level structures used for testbench generation or just modeling (file, pointers, function, . .)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
VHDL Quick Start 4 Modeling Interfaces Entity declaration Port Generic entity entity_name is generic (parameter: type := exp); port (port_names: port_mode type; .. ); end entity_name; entity counter is generic (size : integer := 4); port (clock : in bit; q : out bit_vector(size-1 downto 0)); end counter;
Background image of page 4
VHDL Quick Start 5 Types Frequently used types bit, bit_vector: 2-value logic system std_logic, std_logic_vector: 9-value logic system Integer, natural, time, . . You can also define a type yourself! Vector Ranges (0 to 3) (7 downto 2) For std_logic type: library ieee; use ieee.std_logic_1164.all;
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
VHDL Quick Start 6 Port Mode IN OUT INOUT BUFFER
Background image of page 6
7 Hardware Description Architecture body describes functionality of the entity may be several per entity (for synthesis just select one!) Behavioral architecture Contains Concurrent Statements Concurrent Signal Assignment Process Statement Component Instantiation Note1: Concurrent statements cannot be inside each other! Note2:
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 29

vhdl_F10 - VHDL Quick Start UCLA, CS 152B Fall 2010...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online