Lecture 19-Step Response

Lecture 19-Step Response - Lecture 19 Step Response Boris...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 214 Lecture 19 (HO#27) B. Murmann 1 Lecture 19 Step Response Boris Murmann Stanford University murmann@stanford.edu Copyright © 2004 by Boris Murmann
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE 214 Lecture 19 (HO#27) B. Murmann 2 Overview Reading – 7.5 (Relation Between Frequency and Time Response) Reference – H.C. Yang and D.J. Allstot, "Considerations for fast settling operational amplifiers," IEEE Trans. Ckts. and Syst., March 1990, pp. 326 – 334. Introduction – OTAs with capacitive feedback are primarily used in switched capacitor circuits, where fast settling to voltage steps at the input is critical. In today's lecture we will look at first and second order behavior in the step response of feedback OTAs.
Background image of page 2
EE 214 Lecture 19 (HO#27) B. Murmann 3 Motivation In switched capacitor circuits, the amplifiers have to respond to voltage steps How fast of a switched capacitor circuit can we build? φ 1 φ 2 φ 1 V in φ 1 φ 2 φ 1 φ 2 time V out
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE 214 Lecture 19 (HO#27) B. Murmann 4 Analysis Assuming a single pole system, we have G m V out C f C s C in V step C L V (t) 0 () c 0 0 f s in out s 1 1 T 1 T C C ) s ( V ) s ( V s A ω + + = Ltot m c C G β in s f f C C C C + + = o m R G T = β 0 ( ) f L Ltot C C C + = 1
Background image of page 4
EE 214 Lecture 19 (HO#27) B. Murmann 5 Step Response ) s ( V ) s ( A ) s ( V in out = { } ) s ( V ) s ( A L ) t ( V in 1 out = () τ / t 0 0 step f s step 1 out e 1 T 1 T V C C s V ) s ( A L ) t ( V + = = c 1 ω τ= Ideal Response Static Error Dynamic Error 0 ε d
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE 214 Lecture 19 (HO#27) B. Murmann 6 Graphical Illustration 0 2 4 6 8 10 0 0.2 0.4 0.6 0.8 1 t/ τ V out /V out,ideal Dynamic Error Static Error
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 19

Lecture 19-Step Response - Lecture 19 Step Response Boris...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online