5g_Timing_Considerations_Slides

5g_Timing_Considerations_Slides - ECE 3504 ECE 3504 Digital...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECE 3504 ECE 3504 Digital Design 1 Digital Design 1 Section 5g: Timing Considerations Delay Delay Delays Delays • In logic circuits, all timing In logic circuits, all timing considerations are founded on the notion that certain delays must i t b t th f exist between the occurrences of certain events. 1 1 1 1 Delays in Flip Delays in Flip Flop Flop Delays in Flip Delays in Flip-Flops Flops • In flip-flops, we can associate In flip flops, we can associate delays with two different signals: • Those that appear on the flip- flop input ( i.e. , the value on D). • Those that appear on the flip- flop output i.e , the value on Q) flop output ( i.e. , the value on Q). • These delays occur relative to a clock trigger event. Se Se Up Tim Up Tim Set Set-Up Time Up Time • In a flip-flop, we cannot apply a In a flip flop, we cannot apply a clock pulse to the flip-flop with arbitrary quickness following the f l th fli appearance of a value on the flip- flop input....
View Full Document

This note was uploaded on 01/17/2011 for the course ECE 3504 at Virginia Tech.

Page1 / 13

5g_Timing_Considerations_Slides - ECE 3504 ECE 3504 Digital...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online