7b_Flow_Tables_Slides

7b_Flow_Tables_Slides - ECE ECE 3504 Digital Design 1...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 3504 Digital Design 1 Section 7b: Modeling Asynchronous Sequential Circuits
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Asynchronous Design Procedure I. Parse the specification. Since there is no clock, the Mealy-Moore distinction doesn’t apply. II. Model the system using a primitive flow table III. Reduce the primitive flow table to one having a minimal number of states. A. Use the General Incompletely Specified Method. B. Use the Two-Step Method. IV. Make a state assignment that is free of critical races. A. Introduce cycles using the Ad-Hoc Method. B. Use a Universal State Assignment. V. Implement the circuit A. Assign outputs to unstable states to avoid glitches. B. Design the combinational logic to prevent hazards.
Background image of page 2
Primitive Flow Table Primitive Flow Tables Remember that a primitive flow Remember that a primitive flow table has only one stable state in each row. Because of the Fundamental Mode assumption, certain input combinations will have don’t-care next states.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Creating Primitive Flow Tables Sometimes, a designer will create a
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 8

7b_Flow_Tables_Slides - ECE ECE 3504 Digital Design 1...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online