L14.2 Finals Review - EE504 Final Exam Review Dr. Yifong...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
EE504 Final Exam Review Dr. Yifong Shih Northwestern Polytechnic  University Spring 2008
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Review 1: Directory Based  Multiprocessors How does a directory work? Directory state machines Message sequences Simple directory optimizations Minimize directory issued messages
Background image of page 2
Review 2: Symmetric  Multiprocessors What is coherence?  What is consistency? How does SMP work? Write through invalidate protocol Writeback invalidate protocols MSI MESI Synchronization: purpose & mechanisms
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Review 3: Virtual Memory Virtual memory basics Page table hierarchy Virtual to physical translation Translation lookaside buffers Cache optimizations wrt virtual memory  translation Virtually indexed, physically tagged cache Virtually addressed cache Synonym problem
Background image of page 4
Cache hierarchy Calculation for miss rate, CPI and AMAT Different types of caches: fully associative, 
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/19/2011 for the course EE EE504 taught by Professor Drlao during the Fall '10 term at College of the North Atlantic.

Page1 / 9

L14.2 Finals Review - EE504 Final Exam Review Dr. Yifong...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online