Quiz 6 answer - a To improve memory performance b To prevent access conflicts to different memory locations c To prevent data hazards in the

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EE504C Quiz 6 Spring, 2008 Problem 1: Fill in the following for the common data bus broadcasters receivers CDB content FUs, load FUs, load, store, regfile Reservation no, result Problem 2: In a load buffer, the VJ field contains a. The instruction that will write into the register i, b. The slot number of the load buffer that will load into the register i, c. Valid data for source operand Rs if QJ = 0, d. Valid data for the base address register when QJ = 0, or e. Other____________________________________________________________ ANS: (c) and (d) Problem 3: the A field in a load/store buffer is used to store a. Data for the base register, b. The memory address of a load/store instruction, c. The reservation station number  of the first load/store instruction,  d. The slot number of the load/store buffer, or e. Other_____________________________________________________________ Problem 4: Why is the load/store buffer a FIFO queue?
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: a. To improve memory performance, b. To prevent access conflicts to different memory locations, c. To prevent data hazards in the pipeline, d. Because FIFO is an efficient storage implementation, or e. Other______________________________________________________________ ANS: (e) to keep memory access in program order. Problem 5: An instruction window has K entries. There are L functional units in our superscalar CPU. Assume an instruction stays inside the instruction window until it completes execution and data is written back to the destination register. An instruction enters into the jth slot of the instruction window. Calculate the number of operand checks the CPU must do for this new instruction. For this problem assume all instructions are R-type. ANS: 3*3*(j-1)...
View Full Document

This note was uploaded on 01/19/2011 for the course EE EE504 taught by Professor Drlao during the Fall '10 term at College of the North Atlantic.

Page1 / 2

Quiz 6 answer - a To improve memory performance b To prevent access conflicts to different memory locations c To prevent data hazards in the

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online