ee488_logic_supp1 - NPU EE488 Computer Architecture and...

Info icon This preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
EE488.delay.1 @NPU 2005 NPU EE488 Computer Architecture and Engineering Review Technology & Delay Modeling Lecture slides adapted from Dave Patterson (http.cs.berkeley.edu/~patterson)
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
EE488.delay.2 @NPU 2005 Outline of Supplemental Lecture ° Review ° ISA, Performance Wrap-up ° Performance and Technology ° Delay Modeling and Gate Characterization ° Clocking Methodologies and Timing Considerations
Image of page 2