Lec26-TSL & Priority Inversion

Lec26-TSL & Priority Inversion - Operating System...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Operating System Operating System Spring 09 Spring 09 National University National University of Computer & Emerging Sciences of Computer & Emerging Sciences Lec26-TSL & Priority Inversion Lec26-TSL & Priority Inversion Prepared by Prepared by Uzma Maroof Uzma Maroof uzma.maroof@nu.edu.pk uzma.maroof@nu.edu.pk 2 Reference Reference Modern Operating System Andrew S. Tanenbaum 2 nd edition 2.3 Interprocess communications Operating System Concepts Silberschatz 6 th Edition Chapter 7 3 Hardware Solutions Hardware Solutions Disabling/Enabling Interrupts Fetch Next Instruction Execute Instruction Check for Interrupt: Process Interrupt Start Halt Decode Instruction No Interrupt Checking No Context Switching This solution is dangerous It will not work if we have multiple CPUs Since, the Disable Interrupt instruction will execute on only one CPU Rest of the CPUs, will continue checking the interrupts 4 Software Lock Software Lock Process 1 1.while (FLAG == FALSE); 2.FLAG = FALSE; 4.FLAG = TRUE; 5.noncritical_section(); Process 2 1.while (FLAG == FALSE); 1.while (FLAG == FALSE); 2....
View Full Document

Page1 / 14

Lec26-TSL & Priority Inversion - Operating System...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online