This preview shows page 1. Sign up to view the full content.
Unformatted text preview: Date, all in order and in the center of the cover page. 2. Schematic diagram of the 2 x 2 bit multiplier circuit and a brief description of its operation. (20 points) 3. Results and discussion. (5 points) 4. Schematic diagram of the 4 x 3 bit multiplier circuit. In addition, 1) show the simulation result from LogiSim for 1010 x 101, and 2) give a partial truth table with at least 8 entries and state whether or not your circuit passes the test with LogiSim on each entry (25 points) In addition to submitting the lab report, you need to demonstrate to me the performance of your 2 x 2 bit multiplier circuit on the due date. Grading Multiplier Demo = 50% Lab Report = 50%...
View Full Document
This note was uploaded on 01/23/2011 for the course PCSE 315L taught by Professor Wang,d during the Spring '10 term at Christopher Newport University.
- Spring '10