Lecture_12 - ECE 331 Digital System Design Adder Circuits...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 331 – Digital System Design Adder Circuits (Lecture #12)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 331 - Digital System Design 2 Half Adder
Background image of page 2
ECE 331 - Digital System Design 3 Sum s 0 1 1 0 Carry c 0 0 0 1 x y 0 0 1 1 0 1 0 1 (b) Truth table x y s c HA x y s c (c) Circuit (d) Graphical symbol Half Adder S = X’.Y + X.Y’ C = X.Y
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 331 - Digital System Design 4 Full Adder
Background image of page 4
ECE 331 - Digital System Design 5 Full Adder 0 0 0 1 0 1 1 1 c i 1 + 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 c i x i y i 00 01 11 10 0 1 x i y i c i 1 1 1 1 s i x i y i c i = 00 01 11 10 0 1 x i y i c i 1 1 1 1 c i 1 + x i y i x i c i y i c i + + = (a) Truth table 0 1 1 0 1 0 0 1 s i
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 331 - Digital System Design 6 Full Adder c i x i y i s i c i 1 +
Background image of page 6
ECE 331 - Digital System Design 7 HA HA s c s c c i x i y i c i 1 + s i c i x i y i c i 1 + s i (a) Block diagram (b) Detailed diagram Full Adder from Half Adders
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 331 - Digital System Design 8 Implementing Adder Circuits in VHDL
Background image of page 8
ECE 331 - Digital System Design 9 Combinational Circuits in VHDL VHDL description includes two parts - Entity statement - Architecture statement Entity - Describes the interface Architecture - Describes the circuit implementation
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 331 - Digital System Design 10 Basic VHDL Convention VHDL is case insensitive Naming and Labeling - All names should start with a letter - Should contain only alphanumeric characters, and the underscore; no other characters allowed Should not have two consecutive underscores Should not end with an underscore - All names and labels in a given entity and architecture must be unique
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 33

Lecture_12 - ECE 331 Digital System Design Adder Circuits...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online