Lecture_16 - ECE 331 – Digital System Design...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECE 331 – Digital System Design Hazards (Lecture #16) Hazards Extra (and undesirable) state change(s) in the output of a logic function between one steady- state value of the output and the next steady-state value of the output when the input(s) to the logic function change. Hazards Hazards Hazards are also referred to as glitches . A glitch is not a problem in a synchronous circuit.- A synchronous circuit is one that uses a clock signal.- Why are glitches not a problem? A glitch can be fatal in an asynchronous circuit.- For example, a clock signal or a pulse counter.- Why are glitches a problem? Why do glitches occur?- Result from different propagation delays. Hazards We will study hazards in two-level circuits.- AND-OR (SOP) circuits- OR-AND (POS) circuits We will study hazards that result from a change in only one input signal at a time. Static Hazards Static-one Hazard When one input signal changes....
View Full Document

Page1 / 29

Lecture_16 - ECE 331 – Digital System Design...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online