2.1 - CMOSCIRCUIT TECHNOLOGY NMOS&PMOSTRANSISTORSWITCH

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
Copyright © 2004 by M   1 CMOS CIRCUIT  TECHNOLOGY CMOS LOGIC GATES PHYSICAL CHARACTERISTICS PASS-TRANSISTORS PASSING 1’S AND 0’S TRANSMISSION GATES
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Copyright © 2004 by M   2 NMOS TRANSISTOR  SWITCH PMOS TRANSISTOR  SWITCH V G V S V D SOURCE DRAIN GATE LOW X = 0 HIGH X=1 V G V S V D SOURCE DRAIN GATE HIGH X = 1 LOW X=0
Background image of page 2
Copyright © 2004 by M   3 NMOS AS LOGIC CIRCUITS: V DD  IS THE HIGH VOLTAGE FROM THE POWER  SUPPLY 0 VOLTS IS THE LOW VOLTAGE,GROUND  POLARITY IN NMOS, WHEN TURNED ON, V D  IS PULLED DOWN  TO GROUND V D V G V D = 0 CLOSED SWITCH WHEN V G = V DD V D V D V D = 0 OPEN SWITCH WHEN V G = 0 V D = 0
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Copyright © 2004 by M   4 CIRCUITS PMOS AS LOGIC CIRCUITS: V DD  IS THE HIGH VOLTAGE FROM THE POWER  SUPPLY 0 VOLTS IS THE LOW VOLTAGE,GROUND POLARITY IN PMOS, WHEN TURNED ON, V D  IS PULLED UP  TO V DD V S V G V D = 0 OPEN SWITCH WHEN V G = V DD V DD V DD V D = V DD CLOSED SWITCH WHEN V G = 0 V D
Background image of page 4
Copyright © 2004 by M   5 NMOS LOGIC GATES:  THE  NOT  GATE THERE IS POWER DISSIPATION IN STEADY STATE V X V f V DD H GROUND L V X V f LOGIC SYMBOL V DD V X V f X f H L L H
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Copyright © 2004 by M   6 NMOS LOGIC GATES:  THE  NAND  GATE THERE IS POWER DISSIPATION IN STEADY STATE  IF {H = 1, L = 0} THEN THE CIRCUIT PRODUCES THE NAND  GATE V X V Y V f V DD LOGIC SYMBOL X   V  Y f L     L L     H H    L H    H H H H L
Background image of page 6
Copyright © 2004 by M   7 NMOS LOGIC GATES:  THE  NOR  GATE THERE IS POWER DISSIPATION IN STEADY STATE          IF {H = 1, L = 0} THEN THE CIRCUIT PRODUCES THE NOR GATE X   V  Y f L     L L     H H    L H    H H L L L
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Copyright © 2004 by M   8 NMOS LOGIC GATES:  THE  AND  GATE THERE IS POWER DISSIPATION IN STEADY STATE IF {H = 1, L = 0} THEN THE CIRCUIT PRODUCES THE AND  GATE X   V  Y f L     L L     H H    L H    H L L L H LOGIC SYMBOL
Background image of page 8
Copyright © 2004 by M   9 NMOS LOGIC GATES:  SUMMARY THERE IS POWER DISSIPATION IN STEADY STATE
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Copyright © 2004 by M   10 PMOS LOGIC GATES:  THE  NOT  GATE THERE IS POWER DISSIPATION IN STEADY STATE X f H L L H
Background image of page 10
Copyright © 2004 by M   11 PMOS LOGIC GATES:  THE  NAND  GATE THERE IS POWER DISSIPATION IN STEADY STATE  IF {H = 1, L = 0} THEN THE CIRCUIT PRODUCES THE NAND  GATE X   V  Y f L     L L     H H    L H    H H H H L
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/27/2011 for the course ECSE 323 taught by Professor Rk during the Spring '10 term at McGill.

Page1 / 36

2.1 - CMOSCIRCUIT TECHNOLOGY NMOS&PMOSTRANSISTORSWITCH

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online