8.1 - 1 FINITE STATE MACHINES - I SYNCHRONOUS SEQUENTIAL...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 FINITE STATE MACHINES - I SYNCHRONOUS SEQUENTIAL CIRCUITS THE MOORE-TYPE AND THE MEALY-TYPE FSMs MOORE-TYPE FSM BASIC DESIGN STEPS STATE ASSIGNMENT PROBLEM/ONE-HOT ENCODING MEALY-TYPE FSM BASIC DESIGN STEPS DESIGN EXAMPLES MEALLY-TYPE FSM FOR SERIAL ADDER MOORE-TYPE FSM FOR SERIAL ADDER DESIGN OF COUNTERS: CLASSIC MANUAL METHOD __________________________________________________ ECSE-323/Department of Electrical and Computer Engineering/McGill University/ Prof. Marin. Figures taken from Fundamentals of Digital Logic with VHDL Design, S. Brown and Z. Vranesic, 2 nd Edition, McGraw Hill. 2 FINITE STATE MACHINES - I SYNCHRONOUS SEQUENTIAL CIRCUITS THE MOORE-TYPE: OUTPUT Z DEPENDS ONLY ON THE INTERNAL STATE OF THE MACHINE. Z IS NOT AFFECTED BY FLUCTUATIONS OF THE INPUTS Combinational circuit Flip-flops Clock Q W Z Combinational circuit 3 FINITE STATE MACHINES - I SYNCHRONOUS SEQUENTIAL CIRCUITS THE MEALY-TYPE: OUTPUT Z DEPENDS ON THE INTERNAL STATE OF THE MACHINE AND ALSO ON THE PRESENT VALUE OF THE INPUTS . Z IS AFFECTED BY FLUCTUATIONS OF THE INPUTS. Combinational circuit Flip-flops Clock Q W Z Combinational circuit 4 FINITE STATE MACHINES - I MOORE-TYPE FSM BASIC DESIGN STEPS WORD DESCRIPTION IS TRANSFORMED INTO A STATE TRANSITION DIAGRAM (STD) . A STATE TABLE IS PRODUCED EQUIVALENT TO THE STD A STATE-ASSIGNED TABLE IS PRODUCED THE NEXT STATE EQUATIONS ARE PRODUCED FROM THE STATE-ASSIGNED TABLE. THE FLIP-FLOP TYPES ARE CHOSEN AND THE EXCITATION EQUATIONS ARE DERIVED. THE OUTPUT EXPRESSIONS ARE DERIVED THE FINAL CIRCUIT IS PRODUCED. 5 FINITE STATE MACHINES - I MOORE-TYPE FSM BASIC DESIGN STEPS: Design a sequence detector. WORD DESCRIPTION : design a circuit with one input w and one output z , such that the circuit detects (z = 1) if two or more consecutive 1s occur at its input. Otherwise the value of z should be equal to 0. Assume positive edge trigger flip-flops. STATE DIAGRAM C z 1 = Reset B z 0 = A z 0 = w 0 = w 1 = w 1 = w 0 = w 0 = w 1 = 6 FINITE STATE MACHINES - I MOORE-TYPE FSM BASIC DESIGN STEPS: Design a sequence detector (Continues) STATE TABLE Present Next state Output state w = 0 w = 1 z A A B 0 B A C 0 C A C 1 7 FINITE STATE MACHINES - I MOORE-TYPE FSM BASIC DESIGN STEPS: Design a sequence detector (Continues) STATE-ASSIGNED TABLE Present Next state state w = 0 w = 1 Output y 2 y 1 Y 2 Y 1 Y 2 Y 1 z A 00 00 01 0 B 01 00 10 0 C 10 00 10 1 11 dd dd d 8 FINITE STATE MACHINES - I MOORE-TYPE FSM...
View Full Document

Page1 / 35

8.1 - 1 FINITE STATE MACHINES - I SYNCHRONOUS SEQUENTIAL...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online