{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

ICS233_Lecture4 Slides

ICS233_Lecture4 Slides - Computer Architecture Assembly...

Info icon This preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Lecture Slides on Computer Architecture ICS 233 @ Dr A R Naseer 1 MIPS MIPS PROCESSOR PROCESSOR INSTRUCTION SET INSTRUCTION SET ICS 233 ICS 233 Computer Architecture & Computer Architecture & Assembly Language Assembly Language Lecture Slides on Computer Architecture ICS 233 @ Dr A R Naseer 2 ICS 233 ICS 233 Computer Architecture & Computer Architecture & Assembly Language Assembly Language Lecture 4 Lecture 4
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
2 Lecture Slides on Computer Architecture ICS 233 @ Dr A R Naseer 3 Lecture Outline MIPS Processor Overview MIPS Instruction Formats MIPS Addressing Modes Lecture Slides on Computer Architecture ICS 233 @ Dr A R Naseer 4 The MIPS CPU ¾ MIPS CPU originated from research project at Stanford, most successful and flexible CPU design of the 1990s ¾ MIPS CPUs were found in SGI graphics workstations, Windows CE handhelds, CISCO routers, and Nintendo 64 video game consoles ¾ MIPS CPUs follow the RISC (Reduced Instruction Set Computer) design principle: limited repertoire of machine instructions limited arithmetical complexity supported extensive supply of CPU registers (reduce memory accesses)
Image of page 2