{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

ch6_4 - Combinational Design Chapter 6 Sections 6-10 6.3...

Info iconThis preview shows pages 1–16. Sign up to view the full content.

View Full Document Right Arrow Icon
March 29, 2010 COCOS10 1 Combinational Design Chapter 6, Sections 6-10 6.3 PLDs 6.4 Decoders 6.5 Encoders 6.6 Three-state devices and buses 6.7 Multiplexers 6.8 EXOR and Parity Circuits 6.9 Comparators 6.10 Adders, Subtractors and ALUs
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
March 29, 2010 COCOS10 2 Review: PAL with IO pins used for input IO6 = (IO4•IO5’)’ Here I4 determines which IO pin is input and which is output. I4 is High, so Enable_IO6 is High, and Enable_IO4 & _IO5 are low IN IN OUT H
Background image of page 2
March 29, 2010 COCOS10 3 5-to-32 Decoder cascading 74x138 3-to-8 decoders using a steering circuit Decode 11011 Leftmost two bits enable one of four decoders. Here N4,N3 = 11 select 24-31 decoder , and N2,N1,N3 = 011 decodes to Y3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
March 29, 2010 COCOS10 4 Cascading Priority Encoders 32-input priority encoder EO enables lower decoders if there is no higher input GS_L if some input low Logic complicated: work through it with examples! H L L H H H H H
Background image of page 4