Midterm_Solutions_F09

Midterm_Solutions_F09 - Name/Perm No SOLUTIONS ECE 124AFall...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Name/Perm No.: SOLUTIONS ECE 124A–Fall 2009 Prof. K. Banerjee 1/11 UNIVERSITY OF CALIFORNIA, SANTA BARBARA Department of Electrical and Computer Engineering MIDTERM EXAMINATION-ECE124A Room: ESB-Cooper Lab, November 3, 4:00-6:00 PM READ CAREFULLY: This is a CLOSED BOOK Exam. Any form of notes is not allowed. Calculators OK. READ the questions carefully before answering. Include all your answers in locations specified on these pages. Show ALL WORKING used to arrive at answers. Use space provided for all working. Use the back sides if necessary. There are 10 pages including the cover page. Be sure to write Your NAME/Perm No. on EVERY PAGE. Question Scores #1 / 30 #2 / 20 #3 / 25 #4 / 25 TOTAL / 100 Good Luck!
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Name/Perm No.: SOLUTIONS ECE 124A–Fall 2009 Prof. K. Banerjee 2/11 1. (30 pts) (suggested time: 30 minutes) i) The layout of a transistor is shown below. (10 pts) Draw the cross sections of this device along the lines AA’ and BB’. Solution: Note: the figures are not drawn to scale Cross-section along AA’: Cross-section along BB’: Active Area
Background image of page 2
Name/Perm No.: SOLUTIONS ECE 124A–Fall 2009 Prof. K. Banerjee 3/11 ii) The cross section of a new ultra-low leakage device designed by a UCSB graduate student is shown below. Assuming that material 1 (M-1) has a higher bandgap than that of material 2 (M-2), draw the energy band diagrams for this device along the lines AA’ and BB’, when gate, source, and drain are all held at the ground potential. The bottom layer, BOX, represents a buried oxide layer and is the same as the gate oxide material (SiO 2 ). Assume that work function (WF) of the gate material < WF of M-2 < WF of M-1. (10 pts) Solution: A A’ B’ B
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Name/Perm No.: SOLUTIONS ECE 124A–Fall 2009 Prof. K. Banerjee 4/11 A-A’ B-B’
Background image of page 4
Name/Perm No.: SOLUTIONS ECE 124A–Fall 2009 Prof. K. Banerjee 5/11 iii) The layout of a CMOS circuit is shown below. Determine the corresponding circuit configuration and draw the transistor level schematic for this circuit.
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 11

Midterm_Solutions_F09 - Name/Perm No SOLUTIONS ECE 124AFall...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online