Unformatted text preview: the figure below when the transistors are in their linear regions: V DS < V DD & V t , V DD > V t (this is also true in saturation). Hint: Express the currents of the series transistors in terms of V 1 and solve for V 1 . 3. (Problem 2.14 in text) Peter Pitfall is offering to license to you his patented noninverting buffer circuit shown below. Graphically derive the transfer characteristics for this buffer. Assume ± n = ± p = ± and V tn =  V tp  = V t . Why is it a bad circuit idea? 4. (Problem 4.4 in text) Find the worst case Elmore parasitic delay for an ninput NOR gate....
View
Full Document
 Spring '10
 HalenLee
 Gate, Transistor, gate oxide thickness, VLSI Homework Assignment, V. Plot Ids

Click to edit the document details