{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

cs2204ex2

# cs2204ex2 - CS2204 DIGITAL LOGIC STATE MACHINE DESIGN FALL...

This preview shows pages 1–3. Sign up to view the full content.

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN FALL 2009 Polytechnic Institute of NYU Page 1 of 3 Handout No : 17 November 12, 2009 110 MINUTES WORK ALL PROBLEMS OPEN BOOK EXAM II (55 pts) 1) Consider the following 1 -input, 3 -output sequential circuit with three flip-flops : The sequential circuit contains three D flip-flops. FF y 2 is the most significant FF. The first analysis step is already completed. The following are the flip-flop input equations and sequential circuit output equations : Continue the analysis of the sequential circuit as shown in class . After doing the timing analysis, if you cannot figure out the purpose just write “I cannot deter- mine the result.” Is this circuit a Mealy or Moore circuit ? Explain why. Is this a non-finite memory or finite memory circuit ? Explain why. y 2 x clock y 0 y 1 z1 z0 z2 z0 = y 2 + y 0 D 2 = x D 1 = y 2 D 0 = y 1 z1 = x + y 1 + (y 2 y 0 ) z2 = x y 1 + x y 2 y 0 + y 2 y 1 y 0

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Polytechnic INstitute of NYU Page 2 of 3 CS2204 Handout No : 17 November 12, 2009
This is the end of the preview. Sign up to access the rest of the document.
• Spring '10