hw3 - CS2214 COMPUTER ARCHITECTURE & ORGANIZATION...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
HOMEWORK III CS2214 COMPUTER ARCHITECTURE & ORGANIZATION SPRING 2010 Polytechnic Institute of NYU Page 1 of 16 Handout No: 9 February 24, 2010 DUE : March 10, 2010 READ : i) Related portions of Chapter 4 (except Sections 4.4 through 4.10) ii) Related portions of Appendix B iii) Related portions of Appendix C iv) Related portions of Appendix D ASSIGNMENT : There are four questions. Solve all homework and exam problems as shown in class and past exam solutions. 1) The registers of an imaginary digital system are manipulated as shown in the state diagram below. The registers are 32 bits wide. REGA REGB REGC REGA + 4 REGD REGA + REGC REGB REGD >> 5 0 1 2 3 Show the content of the registers in HEX for six (6) clock periods, by continuing the table below. Show how the shift operation generates its result, by working on its bits in a separate area. Clock period State REGA REGB REGC REGD Initial ------ ? 20 ? ? 1 0 NS NS NS NS .... .... .... Continue .... .... 6 .... .... .... .... ....
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Polytechnic Institute of NYU Page 2 of 16 CS2214 Handout No : 9 February 24, 2010 2) Repeat Problem 1 above for the state diagram below. The registers are 32 bits wide. REGB MDR ; MDR M[REGA] REGA REGA + 4 0 1 2 5 REGC REGC - 1 REGB REGB + 1 3 M[REGA] MDR ; 4 REGC = 0 REGC = 0 MDR REGB Reset = 0 REGA INP1 ; REGC INP2 Reset = 0 6 Assuming that Reset is 0, show the content of the registers in HEX for six (6) clock periods, by continuing the table below. Clock period State Reset REGA REGB REGC MDR M[10000000] Initial ------ ------ 10000000 ? 2 ? E 1 0 0 NS NS NS NS NS .... .... ..... Continue .... .... .... .... 6 .... 0 .... .... .... .... .... In a few sentences, describe what this digital system does, how it operates. 3) Consider the EMY CPU design with nine (9) integer instructions. We decide to expand the design by adding a MIPS instruction in the MIPS architecture : JR (Jump Register). Modify the EMY CPU, except the control unit, to run the JR instruction. In order to solve this question, you will assume the CPU is a multicycle CPU. You will use the
Background image of page 2
Polytechnic Institute of NYU Page 3 of 16 CS2214 Handout No : 9 February 24, 2010 EMY CPU handout, by xeroxing it and modifying the necessary pages of the xeroxed copy. If you do not want to copy and modify the handout, you can just show the changes to the datapath as done in past exam questions below. In this question you will modify the EMY CPU so that it can execute the JR instruction. In order to do that you will follow steps III(b) and IV in the Digital System Design Basics handout. That is, you need to modify the high-level state diagram (not in terms of buses) in parallel with the modification of the datapath . Then, you will modify the low-level state diagram . If you decide to add ne w states, start at state 16. 4) Repeat problem 3 above for the JAL instruction. In order to solve this question, you will assume the CPU is a multicycle CPU. You will use the EMY CPU handout, by xeroxing it and modifying the necessary pages of the xeroxed copy. If you do not want to copy and modify the handout, you can just show the changes to the datapath as done in past exam question 3 below.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 16

hw3 - CS2214 COMPUTER ARCHITECTURE & ORGANIZATION...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online