cs614exam1ans

cs614exam1ans - EXAM I ANSWERS CS 6143 COMPUTER...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EXAM I ANSWERS CS 6143 COMPUTER ARCHITECTURE II FALL 2010 Polytechnic Institute of NYU Page 1 of 4 Handout No : 9 November 10, 2010 1) The execution of the loop with a reordered code and two iterations on the version 2 MIPS is as follows : The code execution ends in clock period 26 ! All data hazards are RAW. 2) The execution of the loop with two iterations on the version 4 MIPS with non-ideal memory is below. The execu- tion of the code ends at clock period 47. 13 instructions are flushed out and then the last instruction, the S.D instruction is executed. Note that we cannot reorder the instructions since the pipeline is designed to handle the old code ! Instruction IF ID EX MEM WB L.D F1, 0(R1) 1 2 3 4 5 L.D F2, 0(R2) 2 3 4 5 6 MUL.D F5, F1, F4 3 4 5-8 9 10 ADD.D F3, F1, F2 4 5 6-9 10 11 DADDI R2, R2, #8 5 6 7 8 9 DADDI R3, R3, #(-1) 10 6 7 8 9 1 DADDI R1, R1, #8 7 8 9 10 11 DIV.D F5, F3, F5 8 9 10-13 14 15 BNEZ R3, loop 9 10 S.D F5, (-8) 10 (R2) 10 11/12 13 14 L.D F1, 0(R1) 11/12 13 14 15 16 L.D F2, 0(R2) 13 14 15 16 17 MUL.D F5, F1, F4 14 15 16-19 20 21 ADD.D F3, F1, F2 15 16 17-20 21 22 DADDI R2, R2, #8 16 17 18 19 20 DADDI R3, R3, #(-1) 10 17 18 19 20 21 DADDI R1, R1, #8 18 19 20 21 22 DIV.D F5, F3, F5...
View Full Document

Page1 / 4

cs614exam1ans - EXAM I ANSWERS CS 6143 COMPUTER...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online