This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: 2 Truth Table of the design to be implemented The truth table in prelab#3 is shown here again. A B C F G 1 1 1 2 1 1 3 1 1 1 4 1 1 5 1 1 1 6 1 1 1 7 1 1 1 1 1 Table 1: Truth Table for the Circuit Where A, B and C are inputs and F, G are outputs. 1 ECE 332 Lab #3 2 The Boolean expressions for F : G : 2.1 Draw the circuit diagram here: Please do not power the CPLD board with out getting permission from your lab instructor. The User Constraint File (UCF) will be provided by the lab instructor for this lab only....
View
Full
Document
This note was uploaded on 02/02/2011 for the course ECE 332 taught by Professor Staff during the Fall '08 term at George Mason.
 Fall '08
 Staff

Click to edit the document details