Lab5 - Name: G Number: Laboratory #Binary Adder Circuits...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Name: G Number: Laboratory #Binary Adder Circuits ECE 332 1 Introduction In this laboratory you will design and simulate a Half Adder, Full Adder using TTL gates and simulate the functionality of Half and Full adders and a 4-bit ripple carry adder on the Cool Runner-2 CPLD board. Parts of this have already been completed in the pre-lab. 2 Design and Simulate a Half and Full Adder In the pre-lab you designed a Half and Full adder. In lab you will complete this design and simulate its functionality using TTL gates. You will be expected to complete the following items as part of this experiment: 1. Completed Truth Table, derive the equations for Half adder (pre-lab) 2. Draw the circuit diagram for a Half Adder (pre-lab) 3. Draw the circuit diagram for a Full Adder implemented using two half adder (pre-lab) 4. Read up and draw the circuit diagram for a 4-bit Ripple carry adders using full adders (pre- lab) 5. Implement Half Adder using TTL gate 6. Implement Full Adder using two half adders using TTL gate
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/02/2011 for the course ECE 332 taught by Professor Staff during the Fall '08 term at George Mason.

Page1 / 2

Lab5 - Name: G Number: Laboratory #Binary Adder Circuits...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online