Prelab6 - 3 Give the expressions for the itermediate carrys generated i.e C1 C2 C3 and C4 in terms of G and P 4 Why can we use both or and xor gate

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Name: G Number: Pre-Laboratory #Types of Adders ECE 332 1 Introduction This pre-lab consists of two parts. Part one of this pre-lab is a reading assignment. You can use the prescribed text book or any other resources and answer the questions in Section -2. In part two of the pre-lab you are going to write the VHDL description of a given circuit diagram. Part 1 2 Carry Look-Ahead adder This part is an reading assignment. Read up on Carry Look-Ahead adders and answer the following question Consider that A and B are two 4-bit binary numbers i.e. [A3, A2, A1, A0] and [B3, B2, B1, B0]. We are using Carry Look-Ahead Method of Addtion to add A and B. Answer the following questions. 1. Give the expression for Carry Generation G(A,B) in terms of binary elements of A and B. 2. Give the expression for Carry Propagation P(A,B) in terms of binary elements of A and B.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 3. Give the expressions for the itermediate carrys generated i.e. C1, C2, C3, and C4 in terms of G and P. 4. Why can we use both or and xor gate to represent the Carry Propagation Circuit. Which one is better. Part 2 3 VHDL Coding Write the VHDL description for the 1-bit Full Adder shown in Fig 1. You can make use of the VHDL description of the Full adder implemented in previous lab. Please note that the two outputs from the 1-bit FA to the Carry Look-Ahead Unit are the Propagate(P) and Generate(G) functions 1 ECE 332 Pre-Lab 6 2 Carry Look-Ahead Unit FA 1-bit FA 1-bit FA 1-bit FA A0 A1 A2 A3 B0 B1 B2 B3 C0 C1 C2 C3 C4 G0 G1 G2 G3 P0 P1 P2 P3 S0 S1 S2 S3 1-bit Figure 1: 4-bit Carry Look-Ahead Adder...
View Full Document

This note was uploaded on 02/02/2011 for the course ECE 332 taught by Professor Staff during the Fall '08 term at George Mason.

Page1 / 2

Prelab6 - 3 Give the expressions for the itermediate carrys generated i.e C1 C2 C3 and C4 in terms of G and P 4 Why can we use both or and xor gate

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online