This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: 3. Give the expressions for the itermediate carrys generated i.e. C1, C2, C3, and C4 in terms of G and P. 4. Why can we use both or and xor gate to represent the Carry Propagation Circuit. Which one is better. Part 2 3 VHDL Coding Write the VHDL description for the 1bit Full Adder shown in Fig 1. You can make use of the VHDL description of the Full adder implemented in previous lab. Please note that the two outputs from the 1bit FA to the Carry LookAhead Unit are the Propagate(P) and Generate(G) functions 1 ECE 332 PreLab 6 2 Carry LookAhead Unit FA 1bit FA 1bit FA 1bit FA A0 A1 A2 A3 B0 B1 B2 B3 C0 C1 C2 C3 C4 G0 G1 G2 G3 P0 P1 P2 P3 S0 S1 S2 S3 1bit Figure 1: 4bit Carry LookAhead Adder...
View
Full
Document
This note was uploaded on 02/02/2011 for the course ECE 332 taught by Professor Staff during the Fall '08 term at George Mason.
 Fall '08
 Staff

Click to edit the document details