This preview shows pages 1–3. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: clock cycles. 1 ECE 332 Pre-Lab #Shift Register 2 Clock Cycle Output of Shift Register 0111 1 2 3 4 Part 2 3 Design a 4-bit Shift Register Design a 4-bit parallel input/ parallel output Shift Register with the following charecterstics: A mode control signal Select When Select = 0, the register loads D i . When Select = 1, the register shifts left (and Q receives Serial input). A rising-edge triggred clock, Clock. A serial input to the register, Serial Input. 4-bit Shift Register Serial Input Select Clock Q1 Q0 Q2 Q3 D3 D2 D1 D0 ECE 332 Pre-Lab #Shift Register 3 Draw the circuit diagram for the shift register described above, using D Flip-Flops and 2x1 Muxes....
View Full Document
- Fall '08