20085eeM216A_1_Hw4-F08

20085eeM216A_1_Hw4-F08 - Electrical Engineering Department...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Electrical Engineering Department Fall 2008 EEM216A – Design of VLSI Circuits and Systems Homework #4 Due Friday, November 21, 2pm (Hw drop box) MSOL students: email to ee216a@gmail.com Problem 1: Timing Analysis a) Single-phase clocking / Time borrowing A single-phase clocking system is shown below. Assume t D-Q = t setup = t Clk-Q = 0, t hold = 0.5. What is the minimum pulse width needed for this system to work properly? What is the maximum allowable pulse width? The delay of each path is indicated as (min, max). The clock period is 7. b) Two-phase clocking / Time borrowing In the design shown below, delay of each path is (min, max). Assume t D-Q = t Clk-Q = 0.25, t setup = 0, t hold = 0.25. What is the minimum cycle time? Based on this cycle time, assuming that rising clock edges are T cycle /2 apart, what is pulse width of the clock you would choose to absorb the most clock skew between Φ 1 and Φ 2 ? c)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

20085eeM216A_1_Hw4-F08 - Electrical Engineering Department...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online