{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Tutorial 6 Solution

# Tutorial 6 Solution - EE 2000 Logic Circuit Design Semester...

This preview shows pages 1–3. Sign up to view the full content.

EE 2000 Logic Circuit Design, Semester A, 2008/09 Tutorial 6 Solution Week 7 (13 th , 15 th , 16 th October, 2008) Level 1: Review Questions Question I: The following K-map is given to you. ab cd 00 01 11 10 00 01 1 11 1 1 1 10 1 (a) Find the minimized logic function given by the above K-map. (b) Modify your design such that circuit timing hazard does not exist. Answer: ab cd 00 01 11 10 00 01 1 11 1 1 1 10 1 (a) a’b’c + acd + ab’d (b) a’b’c + acd + ab’d + b’cd Level 2: Problems Chapter 4, problem 3: Design a BCD-to-decimal decoder which gives an output of all 0s when any invalid input combination occurs. Answer: Let the input be ( A 3 A 2 A 1 A 0 ) where A 3 is the MSB and the output be ( D 0 , D 1 , D 2 , D 3 , D 4 , D 5 , D 6 , D 7 , D 8 , D 9 ). The truth table is as follow:

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
A 3 A 2 A 1 A 0 D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 D 8 D 9 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 3

Tutorial 6 Solution - EE 2000 Logic Circuit Design Semester...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online