EE1411EECS1411Lecture #4EE141EE141-Fall 2010Fall 2010Digital Integrated Digital Integrated CircuitsCircuitsLecture 4Lecture 4CMOS Switches and GatesCMOS Switches and GatesDesign RulesDesign RulesEE1412EECS1412Lecture #4Administrative StuffAdministrative StuffFor this week, Hanh-Phuc’s office hours moved to today, 4-5pm (481 Cory)Labs start this weekSoftware lab #2 starts FridayLab reports due the following week in labHomework #2 due this Thurs.Homework #3 out this Thurs.EE1413EECS1413Lecture #4Review: Review: VTCsEE1414EECS1414Lecture #4Review: DelayReview: DelayIs it possible for a gate to have negative delay?EE1415EECS1415Lecture #4Review: EnergyReview: EnergyPulsed inverterEE1416EECS1416Lecture #4Class MaterialLast lectureTransistor as a switch, inverterDesign metricsToday’s lectureDetailed switch modelCMOS gates (intro to Ch. 3, 6)Design rules (Ch. 2.3)Reading (2.3, 3.3.1-3.3.2, 6.1-6.2.1)
This preview has intentionally blurred sections.
Sign up to view the full version.