Lecture14-Wires-6up - EE141 1 EECS141 1 Lecture #14 EE141...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EE141 1 EECS141 1 Lecture #14 EE141 EE141-Fall Fall 2010 2010 Digital Integrated Digital Integrated Circuits Circuits Lecture 14 Lecture 14 Wires Wires EE141 2 EECS141 2 Lecture #14 Announcements Announcements Homework #6 due this Thurs. Homework #7 out this Thurs. Project #1 out Oct. 21 st Find a partner No more labs Submit during GSI office hours next week EE141 3 EECS141 3 Lecture #14 Wires Wires EE141 4 EECS141 4 Lecture #14 The Wire The Wire Physical Schematic EE141 5 EECS141 5 Lecture #14 Wire Models Wire Models EE141 6 EECS141 6 Lecture #14 Impact of Interconnect Impact of Interconnect Parasitics Parasitics Interconnect and its parasitics can affect all of the metrics we care about Cost, reliability, performance, power consumption Parasitics associated with interconnect: Capacitance Resistance Inductance EE141 7 EECS141 7 Lecture #14 INTERCONNECT INTERCONNECT EE141 8 EECS141 8 Lecture #14 Capacitance: The Parallel Plate Model Capacitance: The Parallel Plate Model...
View Full Document

This note was uploaded on 02/06/2011 for the course EE 141 taught by Professor Staff during the Spring '08 term at University of California, Berkeley.

Page1 / 5

Lecture14-Wires-6up - EE141 1 EECS141 1 Lecture #14 EE141...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online