Lecture19-Timing

Lecture19-Timing - EE141 1 EE141 EECS141 1 Lecture #19...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EE141 1 EE141 EECS141 1 Lecture #19 EE141 EECS141 2 Lecture #19 Project Phase 2 now on the web-site. Hw 6 due today. New homework to be posted in a week. Cory Hall closed on Monday (Power Outage) Instructional computers in 353 Cory should come back on line on Tu. Enjoy Spring Break! EE141 2 EE141 EECS141 3 Lecture #19 Last lecture Registers Todays lecture Timing Reading (Ch 10) EE141 EECS141 4 Lecture #16 EE141 3 EE141 EECS141 5 Lecture #16 D Clk Q D Clk Q Register: edge-triggered stores data when clock rises Clk Clk D D Q Q Latch: level-sensitive clock is low - hold mode clock is high - transparent EE141 EECS141 6 Lecture #16 EE141 4 EE141 EECS141 7 Lecture #16 D Clk Q D Q Clk t clk-q t hold PW m t setup t d-q Delays can be different for rising and falling data transitions T EE141 EECS141 8 Lecture #16 D Clk Q D Q Clk t clk-q t hold T t setup Delays can be different for rising and falling data transitions EE141 5 EE141 EECS141 9 Lecture #16 t clk-q t clk-q,min t logic t logic,min t setup , t hold EE141 EECS141 10 Lecture #16 Cycle time (max): T Clk > t clk-q + t logic + t setup Race margin (min): t hold < t clk-q,min + t logic,min t clk-q t clk-q,min t logic t logic,min t setup , t hold EE141 6 EE141 EECS141 11 Lecture #16 Clock skew Spatial variation in temporally equivalent clock edges; deterministic + random, t SK Clock jitter Temporal variations in consecutive edges of the clock signal; modulation + random noise Cycle-to-cycle (short-term) t JS Long term t JL Variation of the pulse width Important for level sensitive clocking EE141 EECS141 12 Lecture #16 Sources of clock uncertainty EE141 7 EE141 EECS141...
View Full Document

This note was uploaded on 02/06/2011 for the course EE 141 taught by Professor Staff during the Spring '08 term at Berkeley.

Page1 / 23

Lecture19-Timing - EE141 1 EE141 EECS141 1 Lecture #19...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online