20085ee115C_1_hw_3

20085ee115C_1_hw_3 - EE115C Homework #3 Due Date 10/29/2008...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EE115C – Homework #3 Due Date 10/29/2008 In-Class (No Late Homework Accepted) Problem #1 (a) Design a single Static CMOS gate with the following function (without sizing) f = ((a+b)c+d)’ (b) Assuming no velocity saturation and λ =0, size the devices for roughly equal rise and fall delays for all input-to-output paths. Let µ N C OX =2.5 µ P C OX . Let W D to be the size of the NMOS device whose gate input is “d”. Size all devices relative to W D (c) Assume that V . Use equal widths for stacked devices. DD =1.0V, V TN =-V TP =0.2V, L eff =50nm (both PMOS and NMOS), µ N C OX =2.5 µ P C OX , E CN =6V/ µ m, E CP =8V/ µ m, λ P =0.3 V -1 , and λ N =0.5V -1 (d) Using the same assumption as part (c), resize the devices of the logic gate for equal rise and fall delays. Use W . Determine the P:N ratio of an inverter for roughly equal rise and fall resistance. DX to be the size of the NMOS device whose gate input is “d”. Size everything relative to W DX Problem #2 . Use equal
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/09/2011 for the course EE 115C taught by Professor N/a during the Spring '10 term at UCLA.

Page1 / 3

20085ee115C_1_hw_3 - EE115C Homework #3 Due Date 10/29/2008...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online