Lec1_0110

Lec1_0110 - CS M51A/EE M16 Winter'05 Section 1 Logic Design...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L1.1 CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 1 Yutao He yutao@cs.ucla.edu 4532B Boelter Hall January 10 W’05
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L1.2 Outline Welcome Chapter 1 - Class Overview Summary
Background image of page 2
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L1.3 Why Are We Here? Because the computer is everywhere! Welcome to the class!
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L1.4 Course Administration Instructor: Yutao He (yutao@cs.ucla.edu) Office Hours: MW 6-7pm (4750 BH) TA: Kenneth Leung (kyleung@ucla.edu) Office Hours: TTh 1-2pm (4428 BH) Textbook: Introduction to Digital Systems by Ercegovac, Lang, and Moreno Course Website: http://courseweb.seas.ucla.edu/classView.php? term=05W&srs=187154200
Background image of page 4
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L1.5 Course Structure Lectures Discussions Weekly Homework Projects Bi-weekly Quizzes Midterm, Final 10% Midterm 30% Final 40%
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L1.6 Homework Available on-line every Monday before the class Due at 4pm on the following Monday Drop off in the class mailbox in Room 4428BH Each homework hand-in should attach a cover sheet Solution is available on-line Tuesday 9 Homework in total
Background image of page 6
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L1.7 Quizzes To get you acquainted with Midterm and Final To have you keep up with the class progress 3 quizzes in total Given every two weeks at the end of Friday session Closed-book and Closed-note 30 minutes Test class materials covered in the past two weeks
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L1.8 Projects To get hands-on experiences on current industry practice (EDA tools dominated) 2 or 3 small projects Design simple digital systems in VHDL Use the Altera MAX+PLUS II toolkit May team up with your fellow classmates SEASNET accounts are required unless you have PC at home
Background image of page 8
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L1.9 Midterm and Final Goal is to test knowledge not to test speed writing Midterm Date: 2-3:50pm Friday, February 18 Location: in the lecture room Closed-book/Closed-note but allows a cheat-sheet Final Date: 8-11am Monday, March 18 Location: TBD Closed-book/Closed-note but allows a cheat-sheet
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Y. He @ 02/14/11
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 33

Lec1_0110 - CS M51A/EE M16 Winter'05 Section 1 Logic Design...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online