Lec4_0124

Lec4_0124 - CS M51A/EE M16 Winter'05 Section 1 Logic Design...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L4.1 CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 4 Yutao He yutao@cs.ucla.edu 4532B Boelter Hall January 24 W’05
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L4.2 Administrative Matters Recap – Switching Functions/Expressions Chapter 3. Combinational IC’s CMOS Circuit Technology Summary Outline
Background image of page 2
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L4.3 Quiz #1 Is graded Will be handed back during the break Homework #3 Is posted Homework #2 Solution Will be posted tomorrow Administrative Matters
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L4.4 Review - Spec. of S. F. High-Level Spec F H X H Y H Encoding Decoding Binary-Level Spec F B n m x B y B What are inputs? How many are there? What are outputs? How many are there? What are the relationships between them? How many bits are required for inputs/outputs? Which encoding schemes are used for inputs/outputs? What are the switching functions/truth tables?
Background image of page 4
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L4.5 Switching functions NOT, AND, OR, NAND, NOR, XOR Axioms and theorems of Boolean algebra Proofs by re-writing Incompletely specified Functions Expression equivalence Review – Switching Algebra
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L4.6 Bruin Teaser – S. F. A B C F 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 - 1 1 1 1 1-set notation: F(A,B,C) = 0-set notation: F(A,B,C) = CSP: F(A,B,C) = m1 + m3 + m5 + m7 + d.c.6 m-notation: F(A,B,C) = Σ m(1,3,5,7) + Σ d.c.(6) CPS: F(A,B,C) = M0 • M2 • M4 • d.c.6 M-notation: F(A,B,C) = Π M(0,2,4) • Π d.c.(6) 1-set(1,3,5,7) + d.c.-set(6) 0-set(0,2,4) + d.c.-set(6) m1 = A’ • B’ • C M2 = A + B’ + C
Background image of page 6
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L4.7 Where Do We Stand? CS EE Idea Specification Logic Design Physical Design Fabrication
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Y. He @ 02/14/11 CSM51A/EEM16-Sec1 W’05 L4.8 Overview of Physical Components Integrated Circuits (ICs), a.k.a. chips Control Logic (CL), memory elements, analog interfaces. Printed Circuit Boards (PCBs)
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/14/2011 for the course CS M51A taught by Professor Ercegovac during the Winter '07 term at UCLA.

Page1 / 40

Lec4_0124 - CS M51A/EE M16 Winter'05 Section 1 Logic Design...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online