Lec15_0309

Lec15_0309 - Y He CSM51A/EEM16-Sec.1 W’05 L15.1 CS...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.1 CS M51A/EE M16 Winter’05 Section 1 Logic Design of Digital Systems Lecture 15 Yutao He [email protected] 4532B Boelter Hall http://courseweb.seas.ucla.edu/classView.php?term=05W&srs=187154200 March 9 W ’0 5 Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.2 Outline • Recap - Combinational macro modules – Decoders – Encoders – Shifters • Combinational macro modules – Multiplexers – Demultiplexers • Chapter 11 Sequential Modules – Registers – Shift registers Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.3 Chapter 9 - Overview Combinational Systems Gate networks (AND, OR, NAND, etc.) Chapters 2-6 Design Analysis Module networks (DEC/ENC, MUX/DEMUX, Shifter.) Chapter 9 • Basic Questions: – What are each module’s property? * inputs, outputs, functions (high-level and binary level) – How to implement it using logic gates? – How to design a comb. system using these modules? – How to analyze a comb. system using these modules? Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.4 Multiplexer (MUX) EN E 2 n-Input Multiplexer 1 2 n-1 x x 1 x 2 n-1 Data Inputs n-1 s n-1 s Selection Inputs z Data Output Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.5 Multiplexer - Specification High-Level Binary-Level Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.6 Multiplexer - Implementation (1) Implementation of MUX with AND/OR gates Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.7 Multiplexer - Implementation (2) Implementation of MUX with transmission gates Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.8 Multiplexer (Tree) Networks s = 9 s 3 s 2 s 1 s 0 = 1001 1 1 z = x 9 Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.9 Applications of MUXes n-bit Simple Shifter Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.10 Applications of MUXes (Cont’d) 4-bit Right-3 Unidirectional Shifter Y. He @ 02/14/11 CSM51A/EEM16-Sec.1 W’05 L15.11 Design Using MUXes • Key observations: – A 2 n-Input MUX corresponds to a n- input switching function. – Data outputs store output values of the switching function. – Selection inputs correspond to the inputs of the switching function....
View Full Document

This note was uploaded on 02/14/2011 for the course CS M51A taught by Professor Ercegovac during the Winter '07 term at UCLA.

Page1 / 52

Lec15_0309 - Y He CSM51A/EEM16-Sec.1 W’05 L15.1 CS...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online