Lecture-10 - EEE 333: VHDL, L-10 On-Chip Memory Fall 2008,...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EEE 333: VHDL, L-10 EEE 333: VHDL, L-10 Fall 2008, ASU Yu (Kevin) Cao, [email protected] , GWC 336 On-Chip Memory On-Chip Memory EEE 333, ASU, Y. Cao Lecture 10 - 2 - Highlight Highlight ± Memory hardware Memory architecture SRAM and ROM ± VHDL modeling of memory ± Reading: Chapter 4 in Ashenden’s book Further reading: Chapter 12 in Rabaey’s book
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 EEE 333, ASU, Y. Cao Lecture 10 - 3 - Highlight Highlight ± Memory hardware Memory architecture SRAM and ROM ± VHDL modeling of memory ± Reading: Chapter 4 in Ashenden’s book – Further reading: Chapter 12 in Rabaey’s book EEE 333, ASU, Y. Cao Lecture 10 - 4 - Memory Overview Memory Overview Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory EPROM E 2 PROM FLASH Random Access Non-Random Access SRAM DRAM Mask-Programmed Programmable (PROM) FIFO Shift Register CAM LIFO ± Memory: a bank of data in bits
Background image of page 2

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 02/14/2011.

Page1 / 9

Lecture-10 - EEE 333: VHDL, L-10 On-Chip Memory Fall 2008,...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online