Lecture-05 - EEE 333: VHDL, L-05 VHDL Basics Fall 2008, ASU...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
1 EEE 333: VHDL, L-05 EEE 333: VHDL, L-05 Fall 2008, ASU Yu (Kevin) Cao, yu.cao@asu.edu , GWC 336 VHDL Basics VHDL Basics EEE 333, ASU, Y. Cao Lecture 05 - 2 - Highlight Highlight ± Overview of VHDL ± VHDL 101 Entity and Architecture Behavioral and Structural elements ± Reading: Chapter 1 in Ashenden’s book A good VHDL tutorial is posted at myasu
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 EEE 333, ASU, Y. Cao Lecture 05 - 3 - Highlight Highlight ± Overview of VHDL ± VHDL 101 – Entity and Architecture – Behavioral and Structural elements ± Reading: Chapter 1 in Ashenden’s book – A good VHDL tutorial is posted at myasu EEE 333, ASU, Y. Cao Lecture 05 - 4 - A Digital Processor A Digital Processor ± Control: finite-state-machine, counters, etc. ± Datapath: adder, multiplier, shifter, etc. ± Memory: registers, RAM, ROM, etc. ± Others: I/O, switches, etc. MEMORY DATAPATH CONTROL INPUT-OUTPUT
Background image of page 2
3 EEE 333, ASU, Y. Cao Lecture 05 - 5 - Design Methodology Design Methodology Functional Structural Geometric Algorithm (behavioral) Register-Transfer Boolean Equation Differential Equation Processor-Memory Switch Register-Transfer Gate Transistor Polygons Sticks Standard Cells Floor Plan EEE 333, ASU, Y. Cao Lecture 05 - 6 - Hardware Description Language Hardware Description Language ± A high-level computer language can model, represent and simulate digital design Similar as a programming language (e.g., C) Describe the hardware Semantics for signal value and time Stimulate the circuit and check its response ± Goals with HDL Reliable design process, with minimum cost and time Technology independent and avoid design errors
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 EEE 333, ASU, Y. Cao Lecture 05 - 7 - What Makes HDL Different What Makes HDL Different ± Hardware systems are distributed Many components Different speed for processing data ± Hardware systems are concurrent ± Hardware systems are synchronized Signal computation and propagation have inherent delays Managing the timing is crucial ± The HDL description is the input to a synthesis tool Needs to be physically implementable
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 10

Lecture-05 - EEE 333: VHDL, L-05 VHDL Basics Fall 2008, ASU...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online