HW 2 - check your answers. 1. Data Types: Chapter 2 in...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EEE 333, ASU Fall 2008, Yu (Kevin) Cao Homework #2 Due Thursday, October 9th, 1:30pm, submitted to me in class. The objective of this homework is to exercise your learning of VHDL syntax, basic module definitions and modeling of combinational logic. You can try to use modelsim to simulate and
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: check your answers. 1. Data Types: Chapter 2 in Ashenden’s book Exercises 1, 6, 7, 8 2. Composite Types: Chapter 4 in Ashenden’s book Exercise 4 3. Modeling Constructs: Chapter 5 in Ashenden’s book Exercises 3, 4...
View Full Document

This document was uploaded on 02/14/2011.

Ask a homework question - tutors are online