HW 6 - solution - 1 1 0 1 1 0101 0 1 0 1 0 0110 0 1 0 1 0...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EEE 333, ASU Spring 2008, Yu (Kevin) Cao Homework #6 Look-Up Table (LUT) (a) (b) None of them can be implemented in one CMOS logic gate. Note: for both LUTs, you only need to show the first six rows for r0 to r5. abcd f 1 f 2 f 3 f 4 f 5 0000 1 1 1 1 1 0001 0 1 0 1 1 0010 0 1 0 1 1 0011 0 1 0 0 1 0100
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 1 0 1 1 0101 0 1 0 1 0 0110 0 1 0 1 0 0111 0 1 0 0 0 1000 1 1 0 1 1 1001 0 1 0 1 0 1010 0 1 0 1 0 1011 0 1 0 0 0 1100 0 1 0 0 1 1101 0 1 0 0 0 1110 0 1 0 0 0 1111 0 0 0 0 0 abc f 1 f 2 f 3 000 0 0 0 001 1 1 0 010 1 0 0 011 0 1 0 100 1 0 0 101 0 1 0 110 0 1 0 111 1 0 1...
View Full Document

This document was uploaded on 02/14/2011.

Ask a homework question - tutors are online