cs2100-11-MIPS-intro

cs2100-11-MIPS-intro - CS2100Computer Organisation MIPS:...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
CS2100 Computer  Organisation http://www.comp.nus.edu.sg/~cs2100/ MIPS: Introduction (AY2009/2010) Semester 2
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CS2100 MIPS: Introduction 2 WHERE ARE WE NOW? Number systems and codes Boolean algebra Logic gates and circuits Simplification Combinational circuits Sequential circuits Performance Assembly language The processor: Datapath and control Pipelining Memory hierarchy: Cache Input/output Preparation Logic Design Computer organisation
Background image of page 2
CS2100 MIPS: Introduction 3 MIPS: INTRODUCTION Instruction Set Architecture RISC vs CISC Instruction Set Architecture Concepts Simple MIPS Instructions Addition Subtraction Constant/Immediate Operands Register Zero Logical Operations
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CS2100 MIPS: Introduction 4 RECAP: BELOW YOUR PROGRAM You write programs in high level programming languages, e.g., C, Java A+B Compiler translates this into assembly language statement add A,B Assembler translates this statement into machine language instructions that the processor can execute 1000110010100000
Background image of page 4
CS2100 MIPS: Introduction 5 RECAP: INSTRUCTION EXECUTION  CYCLE Instruction execution cycle: fetch , decode , execute . Fetch: fetch next instruction (using PC) from memory into IR. Decode: decode the instruction. Execute: execute instruction. Instruction Fetch Instruction Decode Operand Fetch Execute Result Store Next Instruction
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CS2100 MIPS: Introduction 6 INSTRUCTION SET ARCHITECTURE (1/5) Instruction Set Architecture (ISA): an abstraction on the interface between the hardware and the low-level software. Instruction set architecture Software (to be translated to the instruction set) Hardware (implementing the instruction set)
Background image of page 6
CS2100 MIPS: Introduction 7 INSTRUCTION SET ARCHITECTURE (2/5) The ISA includes everything programmers need to know to make the machine code work correctly. It allows computer designers to talk about functions independently from the hardware that performs them. This abstraction allows many implementations of varying cost and performance to run identical software. Example: Intel x86/IA-32 ISA has been implemented by a range of processors starting from 80386 [1985] to Pentium 4 [2005] Other companies such as AMD and Transmeta have implemented IA-32 ISA as well A program compiled for IA-32 ISA can execute on any of these implementations
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
MIPS: Introduction 8 INSTRUCTION SET ARCHITECTURE (3/5) ISA is determined by Organization of programmable storage. Data types and data structures: encoding and representations. Instruction formats. Instruction (or operation code, opcode) set. Modes of addressing and accessing data items and
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 72

cs2100-11-MIPS-intro - CS2100Computer Organisation MIPS:...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online