{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Lab 1 Transmission Gate(1)

Lab 1 Transmission Gate(1) - Lab 1 Transmission Gate Design...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Lab 1: Transmission Gate Design and Characterization Objectives Understand the fundamental characteristics of NMOS pass gates and CMOS transmission gates. Investigate the internal resistance of transmission gates. Learn the use of transmission gates to implement logic gates, i.e. , pass transistor logic Background Both NMOS and PMOS transistors can be individually used to implement a switch. NMOS transistors pass a strong “0” (logic low), but a weak “1” (logic high). Alternatively, PMOS transistors pass a strong “1” (logic high) but a weak “0” (logic low).
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Preliminary Lab 1) After understanding why NMOS passes a strong “0” and a weak “1” (see the description above and remember the lecture), describe why PMOS passes a strong “1” and a weak “0”. Follow the same steps as abov e. 2) Familiarize yourself with the integrated circuit CD4007. Read the datasheet posted on Blackboard. Laboratory Experiment Part 1 Figure 1
Background image of page 4
Build the simple pass gate shown in Figure 1. Connect the gate to 5 V. Change the input voltage
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 6
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}