Class 5 CMOS Delay Analysis

Class 5 CMOS Delay Analysis - Electronics Laboratory C ESE...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
Electronics Laboratory C ESE 324 Lecture 5 Emre Salman Stony Brook University
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
1) Lab Sessions: - Third lab continues on March 7 and March 8 - Lab report 2 is due on March 7 and March 8 - Midterm is on March 24 Announcements
Background image of page 2
Review of the Last Lecture
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Multivibrators Bistable Circuits to implement two-state systems: oscillators, function generators, timers Astable Monostable (one shot) Has two stable states State can be changed with an external trigger Has no stable states Continually switches from one state to another No external trigger is required Circuit is stable only in one state Once triggered, circuit moves to the second state where it stays for a predetermined amount of time (desired width)
Background image of page 4
Ring Oscillator
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
CMOS Transparent D-Latch
Background image of page 6
Timing Diagram
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Two-Stage Master-Slave Flip-Flop Constructed by cascading two D-latch circuits Master-slave flip-flop is not transparent, but edge-triggered
Background image of page 8
Timing Diagram
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 26

Class 5 CMOS Delay Analysis - Electronics Laboratory C ESE...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online