11_PLD_378704423 - Digital Logic Circuits Dr. Rong LUO...

Info iconThis preview shows pages 1–17. Sign up to view the full content.

View Full Document Right Arrow Icon
1/ Digital Logic Circuits 罗嵘 罗嵘 Dr. Rong LUO Dr. Rong LUO Dept. of Electronic Engineering Dept. of Electronic Engineering Tsinghua University Tsinghua University
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2/ Outline z Introduction z What’s PLD? z Design Implementation with PLD
Background image of page 2
3/ Microprocessor Development 1,000,000 100,000 10,000 1,000 10 100 1 1975 1980 1985 1990 1995 2000 2005 2010 8086 80286 i386 i486 Pentium ® Pentium ® Pro K 1 Billion 1 Billion Transistors Transistors Source: Intel Source: Intel Projected Projected Pentium ® II Pentium ® III Pentium ® IV
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4/ Design Procedure z Understand the Problem z Formulate in a Standard Representation z Choose an Implementation z Apply the Design Procedure
Background image of page 4
5/ Basic Logic Components z After coming up with a particular logic function z Figure out the right combination of available building blocks z Lead to the smallest, cheapest, fastest, and/or lowest power implementation z Fixed Logic z Look-up Tables z Template-Based Logic
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6/ Look-up Tables z LUTs z Store the output value of a function for each input combination in a table z Use the current input to look-up what the output should be by indexing the table z ROM z Read-Only Memory z 只读存储器 z Multiplexers/Selectors
Background image of page 6
7/ LUTs
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8/ Template-based Logic z Decoder/Demultiplexer z Takes as input a single data input (enable signal) and n control signals z Uses the control signals to assert one of 2 n output lines z PLA z Programmable Logic Array z 可编程逻辑阵列 z PAL z Programmable Array Logic z 可编程阵列逻辑
Background image of page 8
9/ What’s PLD? z Programmable Logic Device z General Structure z ROM z PLA z PAL z CPLD & FPGA
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10/ General Structure of a PLD AND Array OR Array M output lines P product-term lines N input lines N buffer/inverters x x x
Background image of page 10
11/ OR Array programmed A B C A B C A B C A+C
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
12/ AND Array programmed A B C A B C A B C AB
Background image of page 12
13/ How to Program Programming CAD Tools
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
14/ ROM z A fixed array of ones and zeros z A Large Look-up Table z Its address, representing a truth table input bit pattern, forms the index of array z The contents at that index corresponds to a truth table entry z Semiconductor memory z Nonvolatile z Hold data that either are permanent or will not change frequently z During normal operation, no writing, but reading z Programming/Burning-in the ROM: entering data
Background image of page 14
15/ ROM Family z ROM z Originally programmed at the factory z Suitable for a design produced in large numbers z PROM (Programmable ROM) z Set the contents in each individual ROM once it is ready to be used in the field z EPROM z Erase and reprogram the contents as needed z EEPROM z Electrically Erase and reprogram the contents as needed
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
16/ Internal Organization of a ROM Decoder Memory Array (2 n Words × m Bits) n Address Lines m Data Lines 2 n Words Lines
Background image of page 16
Image of page 17
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/28/2011 for the course EE 30230563 taught by Professor Rongluo during the Spring '09 term at Tsinghua University.

Page1 / 75

11_PLD_378704423 - Digital Logic Circuits Dr. Rong LUO...

This preview shows document pages 1 - 17. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online