Digital_Logic_Design_647605326

Digital_Logic_Design_647605326 - 2009 Digital Logic Design...

Info iconThis preview shows pages 1–16. Sign up to view the full content.

View Full Document Right Arrow Icon
2009 秋数字逻辑电路专题讨论 Digital Logic Design ---using HDL and PLD 严 婧 j-yan03@mails.tsinghua.edu.cn 2009/11/21 YAN Jing@NICS Lab, Dept. of EE, Tsinghua Univ.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2009 秋数字逻辑电路专题讨论 Outline Introduction Programmable Logic Device Hardware Description Language Design Flow Conclusion & Discussion
Background image of page 2
2009 秋数字逻辑电路专题讨论 Introduction Digital Logic System Digital Logic Design Traditional Design Methodology Development Trends Contemporary Design Methodology Why PLD & HDL?
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2009 秋数字逻辑电路专题讨论 Digital Logic/System A Brief History 1947, the first transistor W. Schokley, J. Bardeen, and W. H. Brattain @Bell Lab Modern-day electronics began!
Background image of page 4
2009 秋数字逻辑电路专题讨论 Digital Logic System A Brief History 1958, the first IC Jack S. Kilby @Texas Instruments Several transistors, resistors and capacitors on a single substrate !
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2009 秋数字逻辑电路专题讨论 Digital Logic System A Brief History 1965, Moore’s Law Gordon Moore @Fairchild & Intel It still works today!
Background image of page 6
2009 秋数字逻辑电路专题讨论 Digital Logic System Now, digital logic/systems appears everywhere in our life.
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2009 秋数字逻辑电路专题讨论 Digital Logic Design Design The Process to find suitable solution for your problem; Logic Design The solution here is digital logic/system.
Background image of page 8
2009 秋数字逻辑电路专题讨论 Traditional Design Methodology Bottom-up Design ---Choose Standard ICs ---Construct Basic Module ---Implement whole system Circuit Perspective Verification is too inefficient
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2009 秋数字逻辑电路专题讨论 Traditional Design Methodology An example U/D Reset B 1 B 8 Carry out ENB Counter S D C 1 ENB C 3 C 2 Multiplexer V in1 V in2 V out1 V out1 V out2 V out2 Driver Module_1 Module_n System Where are the standard ICs you need?
Background image of page 10
2009 秋数字逻辑电路专题讨论 Development Trends 1,000,000 100,000 10,000 1,000 10 100 1 K Transistors 3um 2um 1.5um 1um 0.8um 0.5um 0.35um 0.25um 0.18um 0.13um 90nm Source: Prof. Rabay, UCBerkeley Source: MIPS Technologies Months Late Profit 0 3 6 9 12 15 -20% 0% 20% 40% 60% 80% 100% 120% Time-To-Market System structure is more and more complex! Time-to-market is more and more important!
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2009 秋数字逻辑电路专题讨论 Development Trends Traditional Design Methodology is no longer available!
Background image of page 12
2009 秋数字逻辑电路专题讨论 Contemporary Design Methodology Top-down Design ---System Description ---Function Divide & Structure Design ---High Level Verification ---System Implementation System Perspective Find error earlier (more efficient)
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2009 秋数字逻辑电路专题讨论 Contemporary Design Methodology An example Now, you can implement your design from a more abstracted point of view, which is closer to human being’s manner of thinking CPU ALU PC RAM REG FSM REG J Q Q K SET CLR Q Q SET CLR D system module netlist Who help us in this process?
Background image of page 14
2009 秋数字逻辑电路专题讨论 Contemporary Design Methodology EDA Tools System-level Design Mixed Circuit Design Synthesis and Simulation Digital Circuit Design Analog Circuit Design Layout Design PCB Design PLD design High Speed Circuit Design
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 16
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 03/28/2011 for the course EE 30230563 taught by Professor Rongluo during the Spring '09 term at Tsinghua University.

Page1 / 72

Digital_Logic_Design_647605326 - 2009 Digital Logic Design...

This preview shows document pages 1 - 16. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online